Full adder is the basic block of arithmetic circuit found in microcontroller and microprocessor inside arithmetic and logic unit (ALU). Improving the performance of the adder is essential for upgrade the performance of digital electronics circuit where adder is employed. This paper described a comparative analysis of double gate 10T and double gate 14T adder at 45nm technology. In this paper we calculate the leakage current, average power and Delay of the designed circuit of 10T and 14T Full adder. 10T double gate full adder achieves 31.25% reduction in active power and 95% reduction in leakage current as compared to 14T double gate full adder. Simulation results of double gate full adder have been performed on cadence virtuoso tool with 45nm technology.
INTRODUCTION
The adder is one amongst the foremost necessary elements of a processor and DSPs as a result of it's employed in ALU [1] [2] . Increasing the demand of portable physical science device such as PDA, Mobile Phones, portable computer needs the utilization of power economical circuits. The efficiency of ALU is set by the efficiency of adder circuit. Several structures are designed to upgrade the performance of adder unit in terms of low power and high-speed and are a lot of essential [3] .
The power consumption for CMOS circuit is given by the following equation: P avg = P dynamic + P leak + P short-circuit = CLV dd Vf clk + I leak V dd +I sc V dd (1) We clearly say that the power depend on the different parameter as well as on the supply voltage. Lowering the supply voltage would significantly lower the power consumption of the circuit. This basic concept of would be used to improve the performance of adder circuit.
FULL ADDER
Full adder is a combinational circuit that performs the addition operation of 3 input bits. It basically consists three inputs and two outputs. The input variables are expressed by A, B and C in . The two output variables are expressed by sum(S) and carry (C out ) [4] . Fig. 1 shows the essential block diagram of full adder cell. The Boolean expression for full adder operation is defined below: Fig.3 shows the 4T XOR gate. Using this XOR gate, reduction in size of full adder is achieved and overall leakage is also reduced [9] [10]. The schematic of full adder is shown in fig.2 and output waveform is shown in fig.4 Fig 
DOUBLE GATE 14T FULL ADDER CIRCUIT
In this section single bit full adder circuit is designed by using double gate MOSFET for improve the performance of adder in terms of power and leakage using 14 transistors. Fig. 5 shows the double gate 14T full adder circuit. This cell is constructed by using the 4T XOR gate. It is the essential element of full adder cell and it generates the basic addition operation of adder cell. It behaves like a single half adder cell. In the 14T full adder cell we used two 4T XOR gate. Conventionally XOR gate use 8 MOSFETs for proper working, but present we have different topologies. Here we have used 4T XOR gate to increase circuit density [11] [12] . Using this XOR gate, reduction in size of full adder is achieved and overall leakage is also reduced. Output waveform of 14T full adder is shown in fig.6 . 
SIMULATION AND RESULT
A single bit full adder circuit based on double gate MOSFET technique is proposed. Simulation of the proposed circuit is done by using the Cadence virtuoso tools. It is used for measurement of leakage, power consumption and delay of the proposed circuit at 45nm technology with different supply voltage from 0.7v to 1.0v.
LEAKAGE CURRENT
Leakage is a quantum phenomenon where mobile charge carrier tunnel through an insulating region. Leakage increases as the thickness of the insulating region is decreases. Tunneling leakage can also occur across junctions between heavily doped p-type and n-type. The basic equation of leakage current is shown in Eq.4 [11] [13].
I leakage = I sub + I ox
Where, Isub = sub-threshold leakage current, Iox = gate-oxide leakage current.
Where, K1 and n are experimentally derived, W = gate width, Vth = threshold voltage, n = slope shape factor, Vθ = thermal voltage.
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Where, K2 and α are derived experimentally, Tox = oxide thickness. Table 1 shows the leakage current of 10T and 14T full adder cell using double gate MOSFET at different supply voltage. Fig 7 and fig 8 shows the leakage current waveform of double gate 14T and 10T full adder cell at 0.7V.
ACTIVE POWER
At the time of operating the power is dissipated by the circuit is known as active power. Active power includes both static power and dynamic power of the circuit. The basic equation of active power is shown in Eq. (7) [14].
Where, Cl = load capacitance, fclk = clock frequency, α = switching activity, Isc = short circuit current, Ileakage = leakage current, Vdd = supply voltage. Table 2 shows the active power of 10T and 14T full adder cell using double gate MOSFET at different supply voltage. Fig 9  and fig 10 shows the active power waveform of double gate 14T and 10T full adder cell at 0.7V.
DELAY
Propagation delay is the required by a digital signal to travel from that input of the circuit to the output. The propagation delay is inversely proportional to the speed of the architecture and hence it is important performance parameter. The basic equation of delay in presence of sleep transistor is shown in Eq. (9) [13] = ( − 2 − )
Where, where Vx is the potential of the virtual rails, and K is the proportionality constant, CL is the load capacitance at the gate output; VtL is the low-voltage threshold. Fig.11 shows the Delay Comparison Graph for double gate 10T and 14T full adder cell. 
CONCLUSION
The analysis in this paper has been carried out while analyzing both lOT and 14T full adders individually and comparing them on the basis of calculation of active power, leakage current and delay by varying different parameters.
The outcomes of the simulation show that lOT full adder to be a better option with improved performance over 14T structure. As compare to 14T double gate full adder active power of 10T full adder is reduced from 10.7µW to 7.34 µW at 0.7V. As compare to 14T double gate full adder Leakage current of 10T full adder is reduced from 10.7µW to 46.6pA to 2.646pA at 0.7V.As compare to 10T double gate full adder Delay of 14T double gate full adder is reduced from 171.3ps to 151ps.
